



IIT Gandhinagar

CERTIFICATE OF COMPLETION

THIS IS TO CERTIFY THAT

SHWETANK SHEKHAR

of

VIT UNIVERSITY

has successfully completed, **Phase-I and Phase-II of the RISC-V Reference SoC Design and Tapeout Program (SoC Labs)** conducted by the *Indian Institute of Technology Gandhinagar in collaboration with VLSI System Design (VSD)*. The participant has demonstrated successful completion of structured training and project implementation covering end-to-end System-on-Chip (SoC) design, verification, and tapeout-oriented methodologies.



Github Repo

A handwritten signature in black ink, reading "M Pathak".

Prof. Madhav Pathak
IIT Gandhinagar

A handwritten signature in blue ink, reading "K Ghosh".

Kunal Ghosh
VSD



VSD

OPEN TO INNOVATE !